[ 3 / biz / cgl / ck / diy / fa / ic / jp / lit / sci / vr / vt ] [ index / top / reports ] [ become a patron ] [ status ]
2023-11: Warosu is now out of extended maintenance.

/diy/ - Do It Yourself

Search:


View post   

>> No.1526016 [View]
File: 275 KB, 1033x1461, 1521942272097.png [View same] [iqdb] [saucenao] [google]
1526016

>>1525983
hardly. in all PMICs I've seen, the input lines all wind up in the same place, with nothing but a FET (and maybe a buck) between them and the system common voltage bus, which Allwinner/X-Powers call IPSOUT, benchmarq/TI call VSYS. that loosely- or non-regulated bus then feeds other regulators, each with their own decoupling/filtering caps, some of which are switching and some of which are linear, the bulk of which are contained within the system PMIC. where the system designer needed extra ripple control, he already had enough dV/dt motivation to deploy it where it would do the most good

Navigation
View posts[+24][+48][+96]